II.
Introduction Wide Band Receivers are used to intercept signals for determining signal parameters such as frequency, pulse amplitude, and pulse width [1, 2] . Intercept receivers must cover a wide instantaneous bandwidth and detect several simultaneous signals. Other desirable characteristics are fine frequency resolution and the ability to arbitrate two signals closely spaced in frequency. A conventional Digital Channelized Wide Band Receiver (DCWBR) is shown in Figure 1 Numerical parameters have been included to assist in illustrating the architecture. The RF analog input is down converted to 0 to 1.6 GHz in this example and an ADC digitizes the signal with a Nyquist sampling rate of 3.2 GHz. For the configuration in Figure 1 , the digital output of the ADC is an input to a 1:16 demultiplexer which must be clocked at the sample rate of the ADC. The DEMUX has 16 outputs that are decimated by a factor of 16 and are the inputs to 16 low pass filters that are clocked at 200 MHz for this example. The outputs of the low pass filters provide the inputs to the hardware implementation of the FFT. From Figure 2 , it is seen that there must be an overlap between bins, so that all input frequencies in the bandwidth are detected. Some decision must be made concerning the amount of overlap and how quickly bin transitions from high to low and low to high. A fast transition region for the bins permits less overlap at the cost of increasing the required length of the digital low pass filters and length of the FFT. For the modest performance for this example, each filter has a pass band of 50 MHz and each has a transition bandwidth of 50 MHz, resulting in the bins having center frequencies that are separated by 100 MHz. The transition regions of the filters overlap, so that a signal in a transition region will appear to be a signal in two frequency bins, but generally with different magnitudes. From Figure 2 , it is seen that it may be difficult to arbitrate between two frequency bins to determine the true frequency. Also two signals with frequencies that are relatively close may be difficult to resolve. This task generally becomes more difficult for pulse inputs as opposed to a CW signal. It is the task of the parameter encoder to make the best estimate of the received signal parameters. The design of the parameter encoder is a difficult and system dependent task and is not a subject of this paper. The length of the low pass filters is selected to be consistent with the desired pass band ripple, transition region, and stop band rejection associated with each channel as discussed above. For a modest ADC resolution of 6 bits, the low pass filters could be of the length 16 resulting in a dynamic range for each bin of about 38 db (6 bits). Of course the ADC resolution, length of the low pass filters and the number of points in the FFT are all variables affecting performance and hardware requirements. Much effort has been expended to realize high performance versions of the conventional DCWBC architecture [2, 5] . A bottleneck for increasing performance of this architecture is the requirement for the FFT. Even a modest 16 point FFT requires 40 complex multiplies and 90 additions, which is difficult to obtain in a single clock cycle even after decimation. In this paper, a new DCWBR architecture is presented, which will realize the magnitude frequency response shown in Figure 2 , but without the requirement for demultiplexing the input and without the need for the FFT. The basic architecture will be presented with performance assessment using MATLAB. This is followed by a description of a parallel design of the architecture to improve frequency resolution and signal arbitration. Also a discussion of the hardware requirements for implementing the architecture in 0.13 um technology is included.
III.
Systolic Array DCWBR Architecture Figure 3 The Systolic Array DCWBR architecture in Figure 3 has 15 identical low pass filters (same coefficients) and 15 identical high pass filters (same coefficients). The hardware implementation of the low pass and high pass filters are identical, so the filter bank is a systolic array (a pipelined array of identical elements with clocked data flowing though the structure). Again specific parameters will be used to aid in the description. The first two filters (one low pass and one high pass) are clocked at 3200 MHz. The low pass filter has a pass band from 0 to 600 MHz, a transition region from 600 to 1000 MHz and a stop band from 1000 to 1600 MHz. The high pass filter has stop band from 0 to 600 MHz, a transition region from 600 to 1000 MHz and a pass band from 1000 MHz to 1600 MHz. The two filters of the first tier resolve the input signal(s) between 0 to 800 MHz and 800 to 1600 MHz (800 MHz bins). The second tier of 4 filters (two high pass and two low pass) are clocked at 1600 MHz. The low pass filter has a pass band from 0 to 300 MHz, a transition region from 300 to 500 MHz and a pass band from 500 to 800 MHz. The high pass filter has a stop band from 0 to 300 MHz, a transition region from 300 to 500 MHz and a pass band from 500 to 800 MHz. Since the sampling frequency of the second tier of filters is half of the first tier of filters, the coefficients are identical. The input signals(s) are resolved by the second tier to 400 MHz bins. The third tier has four low pass and four high pass filters that are clocked at 800 MHz. Again the coefficients are identical to the filters of tier one and two and the input signal The relatively relaxed transitions regions permit fewer coefficients to obtain the 6 bit accuracy. Note that six of the 15 symmetrical coefficients are zero. The transition regions in the last tier of 16 filters have the same transition regions as shown in Figure 2 because the sampling rate has been decimated to 400 MHz.
Performance of Systolic Array DCWBR The Systolic Array DCWBR architecture shown in Figure 3 was implemented using MATLAB/SIMULINK to assess the performance. The ADC is assumed to have a clock frequency of 3.2 GHz with a resolution of 6 bits as previously discussed, but clearly these parameters could be modified to fit a specific application. The outputs of the last tier of 16 filters are collected and the rms value is computed for each of the 16 100 MHz bins. The plot of bin values as a function of frequency represents the receiver frequency spectrum result for the received input signals. Of course more sophisticated parameter encoder techniques could be incorporated to improve signal parameter estimation. Figure 4 shows the result for two sine wave inputs (500 MHz sine wave with a amplitude of 1 and 700 MHz sine wave of amplitude 0.5). Figure 4 indicates the problem of arbitrating signals that are near the boundary of the frequency bins. The signal at 500 MHz appears to be possibly two signals (one in the 400-500 MHz bin and one in the 500-600 MHz bin) and the signal at 700 MHz appears to be two signals (600-700MHz bin and 700-800 MHz bin). This same problem is exhibited in a conventional DCWBR. Figure 5 demonstrates the results for a train of two pulse inputs pulse widths of 1/2 the period. Comparing FigureS to Figure 4 , it is seen that the pulse inputs have some frequency spreading and harmonics, which make arbitration more difficult. Figure 10 . and the rms value of each bin is computed. The combined output of the Parallel Systolic Array DCWBR from 0-87.5 MHz would be the rms sum of first bin of each tree. The combined value from 87.5-93.5 MHz would be the rms value of bin 1 for tree one, bin 1 for tree 2 and bin 2 of tree three. This continues to produce the final result of 48 bin values with increased resolution and arbitration compared to a single Systolic Array DCWBR.
MATLAB/SIMULINK Performance of Parallel Systolic Array DCWBR. The receiver in Figure 6 has three Systolic Array Multi-Rate Filter banks, all of which are identical to that described in the previous section. All of the parallel banks are totally identical (including filter coefficients). VII.
